Blog

“What Huawei is proposing is a shift from traditional node-driven scaling to system-level efficiency scaling. Rather than depending solely on smaller transistors, the company is focusing on shortening interconnect, lowering latency and improving data movement inside the chip, which is a credible way to extract more performance when leading-edge lithography is constrained,” He Hui, director of semiconductor research at Omdia, was quoted as saying.